

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-351385

(43)Date of publication of application : 21.12.2001

(51)Int.Cl.

G11C 11/417

G11C 11/413

(21)Application number : 2000-355706

(71)Applicant : HITACHI LTD

(22)Date of filing : 22.11.2000

(72)Inventor : SHIN JIN-UK LUKE

OSADA KENICHI

KHAN MASOOD

(30)Priority


Priority number : 2000 588831 Priority date : 07.06.2000 Priority country : US

(54) STATIC RANDOM ACCESS MEMORY OF CMOS, MEMORY CIRCUIT, AND METHOD FOR GENERATING SENSE-ENABLE SIGNAL

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a technology by which a signal is supplied by using a self-measuring method and a sense amplifier is turned on, and multi-memory cells in a duplication column are made approximately the same capacitance as a reference bit line.

SOLUTION: A CMOS memory array includes many bit cells 12 arranged in a SRAM array 11 of N rows×M columns, and has a duplication columns 60 of the bit cell 12 utilized for self-measuring. The bit cells 12 of the prescribed numbers are accessed by receiving addresses, and a reset signal utilized for enabling a sense amplifier 34 sampling bit lines of the SRAM array 11 is generated.



LEGAL STATUS

[Date of request for examination] 26.02.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office